Mouri Zadeh Khaki, A., Farshidi, E.. (1399). A Novel Low-Power FPGA-based 1-1 MASH ΔΣ Time-to-Digital Converter Employing one Counter for both Stages. فناوری آموزش, (), -. doi: 10.22061/jecei.2020.6673.333
A. Mouri Zadeh Khaki; E. Farshidi. "A Novel Low-Power FPGA-based 1-1 MASH ΔΣ Time-to-Digital Converter Employing one Counter for both Stages". فناوری آموزش, , , 1399, -. doi: 10.22061/jecei.2020.6673.333
Mouri Zadeh Khaki, A., Farshidi, E.. (1399). 'A Novel Low-Power FPGA-based 1-1 MASH ΔΣ Time-to-Digital Converter Employing one Counter for both Stages', فناوری آموزش, (), pp. -. doi: 10.22061/jecei.2020.6673.333
Mouri Zadeh Khaki, A., Farshidi, E.. A Novel Low-Power FPGA-based 1-1 MASH ΔΣ Time-to-Digital Converter Employing one Counter for both Stages. فناوری آموزش, 1399; (): -. doi: 10.22061/jecei.2020.6673.333


Contact Us | Help & Support | Site Map

Journal Management System. Designed by sinaweb.